
+

1/7



CCCLESS CONTRACT

## Minimal Latency Serial Media Independent Interface To Media Independent Senthil Gurumani Senthil Serial No. 09/815,987 Atty. Dkt. No. 00–065

\ F E CRS 0 RXD7  $\circ$  $\infty$ RXD4 松村 9 RXD3 **TXD3** CLOOK SYNC ă TXD2  $\overset{\times}{\sim}$ /RXDV SMII <u>||YXX|</u> SMIII TXD1 RXD RXDO 7XD0 ≣ ≣ RX\_DV ₹ TX\_ER CRS 0 RXD7  $\circ$ RXD6  $\infty$ RXD5 Σ. RXD3 TXD3 SYN 9  $\frac{8}{2}$ /RXDV RXD/ TXEN RXDO TXD0 Ξ  $\mathcal{C}^{\prime}$ RX\_DV H 7/7

16. 2

3/7

```
always
If (smii clock cycle is 2 or 7 and
  speed is 100Base X)or
  (smii clock cycle is 7 and
   smii frame count is 0 or 5 and speed is 10BaseX)
   txen_samp1 <-- txen_samp0
   txd_samp1 <-- txd_samp0
txer_samp1 <-- txer_samp0</pre>
   txd_samp0 <-- mtxen;
   txd_samp0 <-- mtxd/
   txd_samp0 <-- mtxer
```

II.


M

=

ļΞ

Interface Converter Gurumani Senthil Serial No. 09/815,987 Atty. Dkt. No. 00—065

4/7



THE CALL OF THE STATE OF THE ST  Atty. Dkt. No. 00-065

5/7




FIG.5




FIG.6

6/7

always If (smii clock cycle is 1) If (speed is 100BaseX) Generate the Rx outputs from the assembled SMII Rx data else (once in every 10th frame) Generate the Rx outputs from the 10BaseX Temp Store of SMII Rx data

M ŀ÷ 

F fü

FIG.7

Interface Converter Gurumani Senthil Serial No. 09/815,987 Atty. Dkt. No. 00-065

7/7

```
always
if (speed is 100BaseX)
    If (smii clock cycle is 4 or 9)
      Generate the MII Rx outputs from the outputs of Rx Output Generator and status bits.
else if (smii Rx Frame count is 1 or 6 and
           smii clock cycle is 9)
    Generate the MII Rx outputs
     from the outputs of
     Rx Output Generator and status bits
```

En Com

ñ

ļ≞

FIG.8

.